Introduction
ARM DDI 0388I Copyright © 2008-2012 ARM. All rights reserved. 1-6
ID073015 Non-Confidential
1.4 Features
The Cortex-A9 processor includes the following features:
• superscalar, variable length, out-of-order pipeline with dynamic branch prediction
• full implementation of the ARM architecture v7-A instruction set
• Security Extensions
• Harvard level 1 memory system with Memory Management Unit (MMU).
• two 64-bit AXI master interfaces with Master 0 for the data side bus and Master 1 for the
instruction side bus
• ARMv7 Debug architecture
• support for trace with the Program Trace Macrocell (PTM) interface
• support for advanced power management with up to three power domains
• optional Preload Engine
• optional Jazelle hardware acceleration
• optional data engine with MPE and VFPv3.
To Next Page
