EasyManuals Logo

ARM Cortex A9 User Manual

ARM Cortex A9
213 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #193 background imageLoading...
Page #193 background image
Signal Descriptions
ARM DDI 0388I Copyright © 2008-2012 ARM. All rights reserved. A-24
ID073015 Non-Confidential
A.14 PTM interface signals
Table A-29 shows the PTM interface signals. These signals are present only if the PTM
interface is present.
In the I/O column, the I indicates an input from the PTM interface to the Cortex-A9 processor.
The O indicates an output from the Cortex-A9 processor to the PTM. All these signals are in the
Cortex-A9 clock domain.
Table A-29 PTM interface signals
Name I/O
Source or
destination
Description
WPTCOMMIT[1:0] O PTM device Number of waypoints committed in this cycle. It is valid to indicate a valid
waypoint and commit it in the same cycle.
WPTCONTEXTID[31:0] O Context ID for the waypoint.
This signal must be true regardless of the condition code of the waypoint.
If the processor Context ID has not been set, then
WPTCONTEXTID[31:0] must report 0.
WPTENABLE I Enable waypoint.
WPTEXCEPTIONTYPE[3:0] O Exception type:
b0001
Halting debug-mode.
b0010
Secure Monitor.
b0100
Imprecise Data Abort.
b0101
T2EE trap.
b0101
T2EE trap.
b0101
T2EE trap.
b1001
UNDEF.
b1010
SVC.
b1011
Prefetch abort/software breakpoint.
b1100
Precise data abort/software watchpoint.
b1110
IRQ.
b1111
FIQ.
WPTFLUSH O Waypoint flush signal.
WPTLINK O The waypoint is a branch that updates the link register.
Only HIGH if WPTTYPE is a direct branch or an indirect branch.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex A9 and is the answer not in the manual?

ARM Cortex A9 Specifications

General IconGeneral
ArchitectureARMv7-A
Cores1-4
SIMD ExtensionsNEON
ISAARM
MicroarchitectureCortex-A9
Instruction Width32-bit
Data Width32-bit
MMUYes
Instruction SetARMv7-A
Clock SpeedUp to 2 GHz
L1 Cache32 KB Instruction, 32 KB Data (per core)
Process Technology40 nm, 28 nm
Floating Point UnitVFPv3
Pipeline Depth8 stages
Power ConsumptionLow power design

Related product manuals