ARM Cortex-A76 Core User Manual

D9.63 TRCSEQRSTEVR, Sequencer Reset Control Register
The TRCSEQRSTEVR resets the sequencer to state 0.
Bit field descriptions
The TRCSEQRSTEVR is a 32-bit register
31 0
RESETSEL
8 7 4 36
RESETTYPE
RES0
Figure D9-60 TRCSEQRSTEVR bit assignments
RES0, [31:8]
RES0 Reserved.
RESETTYPE, [7]
Selects the resource type to move back to state 0:
0 Single selected resource.
1 Boolean combined resource pair.
RES0, [6:4]
RES0 Reserved.
RESETSEL, [3:0]
Selects the resource number, based on the value of RESETTYPE:
When RESETTYPE is 0, selects a single selected resource from 0-15 defined by bits[3:0].
When RESETTYPE is 1, selects a Boolean combined resource pair from 0-7 defined by
bits[2:0].
Bit fields and details not provided in this description are architecturally defined. See the Arm
®
Architecture Reference Manual Armv8, for Armv8-A architecture profile.
The TRCSEQRSTEVR can be accessed through the external debug interface, offset 0x118.
D9 ETM registers
D9.63 TRCSEQRSTEVR, Sequencer Reset Control Register
100798_0300_00_en Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
D9-574
Non-Confidential

ARM Cortex-A76 Core Specifications

General

Architecture	ARMv8.2-A
Microarchitecture	Cortex-A76
Pipeline Depth	13 stages
Frequency	Up to 3.0 GHz
Process Technology	7nm
Core Type	Out-of-order
NEON	Yes
Power Efficiency	Improved over Cortex-A75
Performance Improvement	35% over Cortex-A75
Core Count	1-4 cores per cluster
ISA Support	AArch64 and AArch32
Branch Prediction	Yes
L1 Data Cache	32KB, per core
L2 Cache	256KB or 512KB, per core
L3 Cache	Up to 4MB
Memory Support	LPDDR4, LPDDR4X, DDR4
DynamIQ Shared Unit (DSU)	DynamIQ Shared Unit (DSU)
Cryptography Extensions	Yes
Virtualization Support	Yes
L1 Cache	64 KB per core