ARM Cortex-A76 Core

B5.7 AArch32 register summary
The core has one Advanced SIMD and floating-point system registers in the AArch32 execution state.
The following table gives a summary of the Cortex-A76 core Advanced SIMD and floating-point system
registers in the AArch32 execution state.
Table B5-7 AArch32 Advanced SIMD and floating-point system registers
Name Type Reset Description
FPSCR RW UNKNOWN See B5.8 FPSCR, Floating-Point Status and Control Register
on page B5-358.
See the Arm
®
Architecture Reference Manual Armv8, for Armv8-A architecture profile for information on
permitted accesses to the Advanced SIMD and floating-point system registers.
B5 Advanced SIMD and floating-point registers
B5.7 AArch32 register summary
100798_0300_00_en Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
B5-357
Non-Confidential