D9.12 TRCCIDR2, ETM Component Identification Register 2
The TRCCIDR2 provides information to identify a CTI component.
Bit field descriptions
The TRCCIDR2 is a 32-bit register.
31 0
PRMBL_2
78
RES0
Figure D9-11 TRCCIDR2 bit assignments
RES0, [31:8]
RES0 Reserved.
PRMBL_2, [7:0]
0x05 Preamble byte 2.
Bit fields and details not provided in this description are architecturally defined. See the Arm
®
Architecture Reference Manual Armv8, for Armv8-A architecture profile.
The TRCCIDR2 can be accessed through the external debug interface, offset 0xFF8.
D9 ETM registers
D9.12 TRCCIDR2, ETM Component Identification Register 2
100798_0300_00_en Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
D9-511
Non-Confidential