ARM Cortex-A76 Core

C4.6 ETM trace unit register interfaces
The Cortex-A76 core supports only memory-mapped interface to trace registers.
See the Arm
®
Embedded Trace Macrocell Architecture Specification ETMv4 for information on the
behaviors on register accesses for different trace unit states and the different access mechanisms.
Related references
C1.4 External debug interface on page C1-370
C4 Embedded Trace Macrocell
C4.6 ETM trace unit register interfaces
100798_0300_00_en Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
C4-398
Non-Confidential