ARM Cortex-A76 Core User Manual

B4.16 ICV_BPR1_EL1, Interrupt Controller Virtual Binary Point Register 1, EL1
ICV_BPR1_EL1 defines the point at which the priority value fields split into two parts, the group
priority field and the subpriority field. The group priority field determines virtual Group 1 interrupt
preemption.
Bit field descriptions
ICV_BPR1_EL1 is a 32-bit register and is part of the virtual GIC system registers functional group.
31
0
2
3
BinaryPoint
RES0
Figure B4-9 ICV_BPR1_EL1 bit assignments
RES0, [31:3]
Reserved, RES0.
BinaryPoint, [2:0]
The value of this field controls how the 8-bit interrupt priority field is split into a group priority
field, that determines interrupt preemption, and a subpriority field.
The minimum value that is implemented of ICV_BPR1_EL1 Secure register is 0x2.
The minimum value that is implemented of ICV_BPR1_EL1 Non-secure register is 0x3.
Bit fields and details that are not provided in this description are architecturally defined. See the Arm
®
Generic Interrupt Controller Architecture Specification.
B4 GIC registers
B4.16 ICV_BPR1_EL1, Interrupt Controller Virtual Binary Point Register 1, EL1
100798_0300_00_en Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
B4-332
Non-Confidential

ARM Cortex-A76 Core Specifications

General

Architecture	ARMv8.2-A
Microarchitecture	Cortex-A76
Pipeline Depth	13 stages
Frequency	Up to 3.0 GHz
Process Technology	7nm
Core Type	Out-of-order
NEON	Yes
Power Efficiency	Improved over Cortex-A75
Performance Improvement	35% over Cortex-A75
Core Count	1-4 cores per cluster
ISA Support	AArch64 and AArch32
Branch Prediction	Yes
L1 Data Cache	32KB, per core
L2 Cache	256KB or 512KB, per core
L3 Cache	Up to 4MB
Memory Support	LPDDR4, LPDDR4X, DDR4
DynamIQ Shared Unit (DSU)	DynamIQ Shared Unit (DSU)
Cryptography Extensions	Yes
Virtualization Support	Yes
L1 Cache	64 KB per core