Chapter B3
Error system registers
This chapter describes the error registers accessed by the AArch64 error registers.
It contains the following sections:
• B3.1 Error system register summary on page B3-292.
• B3.2 ERR0ADDR, Error Record Address Register on page B3-293.
• B3.3 ERR0CTLR, Error Record Control Register on page B3-294.
• B3.4 ERR0FR, Error Record Feature Register on page B3-296.
• B3.5 ERR0MISC0, Error Record Miscellaneous Register 0 on page B3-298.
• B3.6 ERR0MISC1, Error Record Miscellaneous Register 1 on page B3-301.
• B3.7 ERR0PFGCDNR, Error Pseudo Fault Generation Count Down Register on page B3-302.
• B3.8 ERR0PFGCTLR, Error Pseudo Fault Generation Control Register on page B3-303.
• B3.9 ERR0PFGFR, Error Pseudo Fault Generation Feature Register on page B3-305.
• B3.10 ERR0STATUS, Error Record Primary Status Register on page B3-307.
100798_0300_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
B3-291
Non-Confidential
To Next Page
Loading...
