ARM Cortex-A76 Core

Chapter C2
Performance Monitor Unit
This chapter describes the Performance Monitor Unit (PMU) and the registers that it uses.
It contains the following sections:
• C2.1 About the PMU on page C2-372.
• C2.2 PMU functional description on page C2-373.
• C2.3 PMU events on page C2-374.
• C2.4 PMU interrupts on page C2-383.
• C2.5 Exporting PMU events on page C2-384.
100798_0300_00_en Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
C2-371
Non-Confidential