ARM Cortex-M0 User Manual

Preface
ARM DDI 0432C Copyright © 2009 ARM Limited. All rights reserved. xv
ID112415 Non-Confidential
Feedback
ARM welcomes feedback on the processor and its documentation.
Feedback on the processor
If you have any comments or suggestions about this product, contact your supplier
giving:
• The product name.
• The product revision or version.
• An explanation with as much information as you can provide. Include symptoms
if appropriate.
Feedback on this manual
If you have any comments on this manual, send an email to
errata@arm.com. Give:
• the title
• the number, ARM DDI 0432C
• the page numbers to which your comments apply
• a concise explanation of your comments.
ARM also welcomes general suggestions for additions and improvements.

ARM Cortex-M0 Specifications

General

Architecture	ARMv6-M
Data Bus Width	32-bit
Clock Speed	Up to 50 MHz
Interrupts	Nested Vectored Interrupt Controller (NVIC)
Number of Cores	1
Memory Protection	Optional Memory Protection Unit (MPU)
Interrupt Controller	Nested Vectored Interrupt Controller (NVIC)
Pipeline	3-stage
Max Clock Speed	50 MHz
Instruction Set	Thumb
Power Consumption	Low power design
Debug	Serial Wire Debug (SWD)
Die Size	Implementation dependent