To Next Page

To Previous Page

ID112415 Non-Confidential

Chapter 1

Introduction

This chapter introduces the Cortex-M0 processor and its features. It contains the

following sections:

• About the processor on page 1-2

• Features on page 1-3

• Interfaces on page 1-4

• Configurable options on page 1-5

• Product documentation, design flow and architecture on page 1-6

• Product revisions on page 1-9.

Questions and Answers:

Need help?

Do you have a question about the ARM Cortex-M0 and is the answer not in the manual?

ARM Cortex-M0 Specifications

General

Architecture	ARMv6-M
Data Bus Width	32-bit
Clock Speed	Up to 50 MHz
Interrupts	Nested Vectored Interrupt Controller (NVIC)
Number of Cores	1
Memory Protection	Optional Memory Protection Unit (MPU)
Interrupt Controller	Nested Vectored Interrupt Controller (NVIC)
Pipeline	3-stage
Max Clock Speed	50 MHz
Instruction Set	Thumb
Power Consumption	Low power design
Debug	Serial Wire Debug (SWD)
Die Size	Implementation dependent