System Control
ARM DDI 0363G Copyright © 2006-2011 ARM Limited. All rights reserved. 4-39
ID073015 Non-Confidential
To use the SCTLR, ARM recommends that you use a read-modify-write technique. To access
the SCTLR, read or write CP15 with:
MRC p15, 0, <Rd>, c1, c0, 0 ; Read SCTLR
MCR p15, 0, <Rd>, c1, c0, 0 ; Write SCTLR
[19] DZ Divide by zero:
0 = do not generate an Undefined Instruction exception
1 = generate an Undefined Instruction exception.
The reset value of this bit is 0.
[18] - SBO.
[17] BR MPU background region enable.
[16] - SBO.
[15] - SBZ.
[14] RR Round-robin bit, controls replacement strategy for instruction and data caches:
0 = random replacement strategy
1 = round-robin replacement strategy.
The reset value of this bit is 0. The processor always uses a random replacement strategy,
regardless of the state of this bit.
[13] V Determines the location of exception vectors:
0 = normal exception vectors selected, address range =
0x00000000
-
0x0000001C
1 = high exception vectors (HIVECS) selected, address range =
0xFFFF0000-0xFFFF001C
.
The primary input VINITHI defines the reset value.
[12] I Enables L1 instruction cache:
0 = instruction caching disabled. This is the reset value.
1 = instruction caching enabled.
If no instruction cache is implemented, then this bit is SBZ.
[11] Z Branch prediction enable bit.
The processor supports branch prediction. This bit is SBO. The ACTLR can control branch
prediction, see c1, Auxiliary Control Register on page 4-40.
[10:7] - SBZ.
[6:3] - SBO.
[2] C Enables L1 data cache:
0 = data caching disabled. This is the reset value.
1 = data caching enabled.
If no data cache is implemented, then this bit is SBZ.
[1] A Enables strict alignment of data to detect alignment faults in data accesses:
0 = strict alignment fault checking disabled. This is the reset value.
1 = strict alignment fault checking enabled.
[0] M Enables the MPU:
0 = MPU disabled. This is the reset value.
1 = MPU enabled.
If no MPU is implemented, this bit is SBZ.
Table 4-23 SCTLR Register bit assignments (continued)
Bits Name Function
To Next Page
Loading...
