B. Developer Resources
Use the following links to check the Intel website for other related information.
Table 25. Agilex 7 FPGA I-Series Transceiver Development Kit References
Reference Description
Agilex 7 FPGA I-Series Transceiver
Development Kit page
Latest board design files, reference designs, and kit installation for Windows*
and Linux*.
Rocketboard.org Open-source community website supporting SoC development including Altera
and Partner SoC development kit targets and related designs and
documentation.
Intel SoC FPGA Embedded Development
Suite (SoC EDS) User Guide
Installing the SoC EDS and ARM DS-5. Preloader user guide. Hard Processor
System (HPS) Flash programmer. Bare Metal and Linux* compilers.
Debugging.
Agilex 7 FPGA Board Design Guided
Journey
The interactive FPGA Board Guided Journey provides step-by-step guidance for
developing printed circuit boards (PCBs) using Agilex 7 devices.
Agilex 7 Device Design Guidelines Guidelines, recommendations, and a list of factors to consider for designs that
use the Agilex 7 SoC devices.
AN 958: Board Design Guidelines Board design-related resources for Altera devices. Its goal is to help you
implement successful high-speed PCBs that integrate device(s) and other
elements.
Agilex 7 Power Management User Guide Describes the Agilex 7 devices power-optimization features, power-up and
power-down sequences, power distribution network, voltage and temperature
monitoring systems with a design example to read the TSDs, and power
optimization techniques.
Agilex 7 Power Distribution Network
Design Guidelines
Provides information for the Agilex 7 device family power distribution network
(PDN) design guidelines.
FPGA SmartVID SmartVID is a feature on select Altera FPGAs where the device identifies the
optimal voltage that it should be operated at, and provides this information to
the power regulator via the PMBus. The term represents Smart Voltage
IDentification (SmartVID).
SmartVID Debug Checklist and Voltage
Regulator Guidelines
Provides the checklist to assist you to rule out the possible causes of
configuration failure due to SmartVID.
Agilex 7 Configuration User Guide Provides the configuration process, the device pins required for configuration,
the available configuration schemes, remote system updates, and debugging.
This user guide also provides an overview of the secure device manager (SDM)
which manages security for the configuration bitstream.
Documentation: Agilex 7 Agilex 7 device documentation.
Cadence* Capture CIS Schematic
Symbols
Agilex 7 OrCAD symbols.
776646 | 2024.11.21
Send Feedback
©
Altera Corporation. Altera, the Altera logo, the ‘a’ logo, and other Altera marks are trademarks of Altera
Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current
specifications in accordance with Altera’s or Intel's standard warranty as applicable, but reserves the right to
make changes to any products and services at any time without notice. Altera and Intel assume no
responsibility or liability arising out of the application or use of any information, product, or service described
herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to
obtain the latest version of device specifications before relying on any published information and before placing
orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered
To Next Page
Loading...
