EasyManuals Logo

Lauterbach TRACE32 User Manual

Lauterbach TRACE32
56 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #50 background imageLoading...
Page #50 background image
PQIII Debugger | 50
©
1989-2021 Lauterbach GmbH
CPU specific TrOnchip Commands
TrOnchip.CONVert Adjust range breakpoint in on-chip resource
There are 2 data address breakpoints. These breakpoints can be used to mark two single data addresses or
one data address range.
TrOnchip.DISable Disable NEXUS trace register control
Disables NEXUS register control by the debugger. By executing this command, the debugger will not write or
modify any registers of the NEXUS block. This option can be used to manually set up the NEXUS trace
registers. The NEXUS memory access is not affected by this command. To re-enable NEXUS register
control, use command TrOnchip.ENable. Per default, NEXUS register control is enabled.
Format: TrOnchip.CONVert [ON | OFF]
ON (default) After a data address breakpoint is set to an address range all on-chip
breakpoints are spent. As soon as a new data address breakpoint is set
the data address breakpoint to the address range is converted to a single
data address breakpoint. Please be aware, that the breakpoint is still
listed as a range breakpoint in the Break.List window. Use the Data.View
command to verify the set data address breakpoints.
OFF An error message is displayed when the user wants to set a new data
address breakpoint after all on-chip breakpoints are spent by a data address
breakpoint to an address range.
TrOnchip.CONVert ON
Break.Set 0x6020++0x1f
Break.Set 0x7400++0x3f
Data.View 0x6020
Data.View 0x7400
Format: TrOnchip.DISable

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Lauterbach TRACE32 and is the answer not in the manual?

Lauterbach TRACE32 Specifications

General IconGeneral
Operating System Support (Host)Windows, Linux
ManufacturerLauterbach GmbH
CategoryDebug and Trace Tool
Supported ArchitecturesARM, Power Architecture, RISC-V, x86
InterfaceJTAG, SWD, Nexus, Aurora
FeaturesDebugging, tracing, multicore debugging
Host InterfaceUSB, Ethernet
IDE IntegrationEclipse
Scripting LanguagePractice
Power MeasurementYes (requires specific PowerProbe hardware)
Trace TechnologyInstruction Trace, Data Trace
License TypeFloating license, node-locked license available
Software CompatibilitySupports various compilers and toolchains

Related product manuals