EasyManuals Logo

Lauterbach TRACE32 User Manual

Lauterbach TRACE32
56 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #55 background imageLoading...
Page #55 background image
PQIII Debugger | 55
©
1989-2021 Lauterbach GmbH
MPC85XX/QorIQ Specific On-chip Trace Settings
Onchip.Mode.IFSel Select interface to be traced
Interface selection. Specifies the interface that sources information for both comparison/buffer control and
buffer data capture. The availability of certain <interface> options depends on the target processor. Please
check the processor user’s manual for which interfaces are available.
Format: Onchip.Mode.IFSel <interface>
<interface>: ECM (processor core interface)
SDRAM (SDRAM interface)
PCI, PCI2 (PCI controller interface)
RI0 (RapidI0 interface)
PCIEX, PCIEX2, PCIEX3 (PCI Express interface)

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Lauterbach TRACE32 and is the answer not in the manual?

Lauterbach TRACE32 Specifications

General IconGeneral
Operating System Support (Host)Windows, Linux
ManufacturerLauterbach GmbH
CategoryDebug and Trace Tool
Supported ArchitecturesARM, Power Architecture, RISC-V, x86
InterfaceJTAG, SWD, Nexus, Aurora
FeaturesDebugging, tracing, multicore debugging
Host InterfaceUSB, Ethernet
IDE IntegrationEclipse
Scripting LanguagePractice
Power MeasurementYes (requires specific PowerProbe hardware)
Trace TechnologyInstruction Trace, Data Trace
License TypeFloating license, node-locked license available
Software CompatibilitySupports various compilers and toolchains

Related product manuals