PQIII Debugger | 17
©
1989-2021 Lauterbach GmbH
The following access class attributes are available:
If an Access class attributes is specified without an access class, TRACE32 PowerView will automatically
add the default access class of the used command. For example, Data.List U:0x100 will be changed to
Data.List UP:0x100.
Access Classes to Other Addressable Core and Peripheral Resources
The following access classes are used to access registers which are not mapped into the processor’s
memory address space.
Cache
Memory Coherency
The following table describes which memory will be updated depending on the selected memory class:
Access Class Attributes Description
E Use real-time memory access
A Given address is physical (bypass MMU)
U TS (translation space) == 1 (user memory)
S TS (translation space) == 0 (supervisor memory)
Access Class Description
SPR Special Purpose Register (SPR) access
PMR Performance Monitor Register (PMR) access
Memory
Class
D-Cache I-Cache L2 Cache Memory (uncached)
DC: updated not updated not updated not updated
IC: not updated updated not updated not updated
L2: not updated not updated updated not updated
NC: not updated not updated not updated updated
(*) Depending on the debugger configuration, the coherency of the instruction cache will not be
achieved by updating the instruction cache, but by invalidating the instruction cache. See
SYStem.Option.ICFLUSH for details.