LMS7002M
DC offset
correction
TBB 1
TBB 2
RBB 1
RBB 2
TIA 1
TIA 2
DC offset
correction
core
DAC
DAC
To: rbboi(p/n)_1 (ADC)
To: rbboq(p/n)_1 (ADC)
To: rbboi(p/n)_2 (ADC)
To: rbboq(p/n)_2 (ADC)
From: tbbii(p/n)_1 (DAC)
From: tbbiq(p/n)_1 (DAC)
From: tbbii(p/n)_2 (DAC)
From: tbbiq(p/n)_2 (DAC)
To: tbboi(p/n)_1 (TX RF)
To: tbboq(p/n)_1 (TX RF)To: tbboi(p/n)_2 (TX RF)
To: tbboq(p/n)_2 (TX RF)
From: RX_mixer_i_1 (RX RFE)
From: RX_mixer_q_1 (RX RFE)
From: RX_mixer_q_1 (RX RFE)
From: RX_mixer_i_1 (RX RFE)
Analog signal lines
Signal input/output
RESET_N (XXXX) IO control name (register adress)
Control signal lines
DCMODE (0x05C0[15])
PD_DCDAC_TXB (0x05C0[5])
PD_DCDAC_TXA (0x05C0[4])
PD_DCCMP_RXA (0x05C0[2])
PD_DCCMP_TXB (0x05C0[1])
PD_DCCMP_TXA (0x05C0[0])
various_status<15:0> (0x05C1[15:0])
various_start<7:0> (0x05C2[7:0])
DCCAL_CMPCFG_RXAQ (0x05C2[13])
DCCAL_CMPCFG_RXAI (0x05C2[12])
DCCAL_CMPCFG_TXBQ (0x05C2[11])
DCCAL_CMPCFG_TXBI (0x05C2[10])
DCCAL_CMPCFG_TXAQ (0x05C2[9])
DCCAL_CMPCFG_TXAI (0x05C2[8])
DCWR_TXAI (0x05C3[15])
DCRD_TXAI (0x05C3[14])
DC_TXAI<10:0> (0x05C3[10:0])
DCWR_TXAQ (0x05C4[15])
DCRD_TXAQ (0x05C4[14])
DC_TXAQ<10:0> (0x05C4[10:0])
DCWR_TXBI (0x05C5[15])
DCRD_TXBI (0x05C5[14])
DC_TXBI<10:0> (0x05C5[10:0])
DCWR_TXBQ (0x05C6[15])
DCRD_TXBQ (0x05C6[14])
DC_TXBQ<10:0> (0x05C6[10:0])
DCWR_RXAI (0x05C7[15])
DCRD_RXAI (0x05C7[14])
DC_RXAI<6:0> (0x05C7[6:0])
DCWR_RXAQ (0x05C8[15])
DCRD_RXAQ (0x05C8[14])
DC_RXAQ<6:0> (0x05C8[6:0])
DCWR_RXBI (0x05C9[15])
DCRD_RXBI (0x05C9[14])
DC_RXBI<6:0> (0x05C9[6:0])
DCWR_RXBQ (0x05CA[15])
DCRD_RXBQ (0x05CA[14])
DC_RXBQ<6:0> (0x05CA[6:0])
DC_RXCDIV<7:0> (0x05CB[15:8])
DC_TXCDIV<7:0> (0x05CB[7:0])
DC_HYCMP_RXA<2:0> (0x05CC[8:6])
DC_HYCMP_TXB<2:0> (0x05CC[5:3])
DC_HYCMP_YXA<2:0> (0x05CC[2:0])
PD_DCDAC_RXB (0x05C0[7])
PD_DCDAC_RXA (0x05C0[6])
PD_DCCMP_RXB (0x05C0[3])
DCCAL_CMPCFG_RXBQ (0x05C2[15])
DCCAL_CMPCFG_RXBI (0x05C2[14])
DC_HYCMP_RXB<2:0> (0x05CC[11:9])
To Next Page
Loading...