Texas Instruments CC253x - Timer Synchronous Start

www.ti.com USB Registers
USBCIF (0x6206) – Common USB Interrupt Flags
Bit Name Reset R/W Description
7:4 – – R0 Reserved
3
SOFIF
0 R, H0 Start-of-frame interrupt flag. Cleared by hardware when read
2
RSTIF
0 R, H0 Reset interrupt flag. Cleared by hardware when read
1
RESUMEIF
0 R, H0 Resume interrupt flag. Cleared by hardware when read
0
SUSPENDIF
0 R, H0 Suspend interrupt flag. Cleared by hardware when read
USBIIE (0x6207) – IN Endpoints and EP0 Interrupt-Enable Mask
Bit Name Reset R/W Description
7:6 00 R/W Reserved. Always write 00
5
INEP5IE
1 R/W IN endpoint-5 interrupt enable
0: Interrupt disbled
1: Interrupt enabled
4
INEP4IE
1 R/W IN endpoint- 4 interrupt enable
0: Interrupt disbled
1: Interrupt enabled
3
INEP3IE
1 R/W IN endpoint-3 interrupt enable
0: Interrupt disbled
1: Interrupt enabled
2
INEP2IE
1 R/W IN endpoint-2 interrupt enable
0: Interrupt disbled
1: Interrupt enabled
1
INEP1IE
1 R/W IN endpoint-1 interrupt enable
0: Interrupt disbled
1: Interrupt enabled
0
EP0IE
1 R/W Endpoint-0 interrupt enable
0: Interrupt disbled
1: Interrupt enabled
USBOIE (0x6209) – Out Endpoints Interrupt Enable Mask
Bit Name Reset R/W Description
7:6 00 R/W Reserved. Always write 00
5
OUTEP5IE
1 R/W OUT endpoint 5 interrupt enable
0: Interrupt disbled
1: Interrupt enabled
4
OUTEP4IE
1 R/W OUT endpoint 4 interrupt enable
0: Interrupt disbled
1: Interrupt enabled
3
OUTEP3IE
1 R/W OUT endpoint 3 interrupt enable
0: Interrupt disbled
1: Interrupt enabled
2
OUTEP2IE
1 R/W OUT endpoint 2 interrupt enable
0: Interrupt disbled
1: Interrupt enabled
1
OUTEP1IE
1 R/W OUT endpoint 1 interrupt enable
0: Interrupt disbled
1: Interrupt enabled
0 – 1 R0 Reserved
201
SWRU191C–April 2009–Revised January 2012 USB Controller
Submit Documentation Feedback
Copyright © 2009–2012, Texas Instruments Incorporated