Texas Instruments Jacinto7 J721E - 4.5.2 Voltage Supervisor

J721E EVM Hardware Architecture www.ti.com
34
SPRUIS4A–December 2019–Revised May 2020
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Jacinto7 J721E/DRA829/TDA4VM Evaluation Module (EVM)
4.5.2 Voltage Supervisor
The power rails are monitored to control the Power ON Reset (MCU_PORz) for SoC. Two supervisor
devices are provided to monitor Main power input and VSYS_3V3.
Figure 20. Voltage Supervisor Circuit