Texas Instruments Jacinto7 J721E - 4.8.3 UFS Interface

www.ti.com J721E EVM Hardware Architecture
45
SPRUIS4A–December 2019–Revised May 2020
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Jacinto7 J721E/DRA829/TDA4VM Evaluation Module (EVM)
4.8.3 UFS Interface
The Common Processor board has 32GB UFS memory device Mfr. Part# THGAF8G8T23BAIL connected
to UFS0 port of SoC. The UFS memory is Gear3/2Lane capable and supports UFS Version 2.1.
Figure 27. UFS Memory Block Diagram