www.ti.com
J721E EVM Hardware Architecture
83
SPRUIS4A–December 2019–Revised May 2020
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Jacinto7 J721E/DRA829/TDA4VM Evaluation Module (EVM)
Table 48 and Table 49 lists the CSI expansion connector pinouts.
Table 48. CSI Expansion Connector J52 Pinout
CSI2 Connector Interface J52
Pin No Signal Pin No Signal
1 VCC_12V0 21 CSI0_RX3_P
2 CSI2_I2C_SCL_DV 22 CSI2_A_GPIO4_DV
3 VCC_12V0 23 CSI0_RX3_N
4 CSI2_I2C_SDA_DV 24 DGND
5 CSI0_RXCLK_P 25 CSI1_RXCLK_P
6 CSI2_A_GPIO0_DV 26 CSI1_RX3_P
7 CSI0_RXCLK_N 27 CSI1_RXCLK_N
8 CSI2_A_GPIO1_DV 28 CSI1_RX3_N
9 CSI0_RX0_P 29 CSI1_RX0_P
10 CSI2_A_REFCLK_DV 30 EXP_3V3
11 CSI0_RX0_N 31 CSI1_RX0_N
12 DGND 32 EXP_3V3
13 CSI0_RX1_P 33 CSI1_RX1_P
14 CSI2_RSTZ_DV 34 EXP_3V3
15 CSI0_RX1_N 35 CSI1_RX1_N
16 DGND 36 EXP_3V3
17 CSI0_RX2_P 37 CSI1_RX2_P
18 CSI2_A_GPIO2_DV 38 VCC_CSI_IO
19 CSI0_RX2_N 39 CSI1_RX2_N
20 CSI2_A_GPIO3_DV 40 VCC_CSI_IO
Table 49. CSI Expansion Connector J48 Pinout
CSI2 Connector Interface J48
Pin No Signal Pin No Signal
1 VCC_12V0 21 CSI2_RX3_P
2 CSI2_I2C_SCL_DV 22 CSI2_B_GPIO4_DV
3 VCC_12V0 23 CSI2_RX3_N
4 CSI2_I2C_SDA_DV 24 DGND
5 CSI2_RXCLK_P 25 NC
6 NC 26 NC
7 CSI2_RXCLK_N 27 NC
8 CSI2_B_GPIO1_DV 28 NC
9 CSI2_RX0_P 29 NC
10 CSI2_B_REFCLK_DV 30 EXP_3V3
11 CSI2_RX0_N 31 NC
12 DGND 32 EXP_3V3
13 CSI2_RX1_P 33 NC
14 CSI2_RSTZ_DV 34 EXP_3V3
15 CSI2_RX1_N 35 NC
16 DGND 36 EXP_3V3
17 CSI2_RX2_P 37 NC
18 CSI2_B_GPIO2_DV 38 VCC_CSI_IO
19 CSI2_RX2_N 39 NC
20 CSI2_B_GPIO3_DV 40 VCC_CSI_IO
To Next Page
Loading...
Need help?
General
