EasyManuals Logo

Xilinx 7 Series User Manual

Xilinx 7 Series
306 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #249 background imageLoading...
Page #249 background image
7 Series FPGAs GTP Transceivers User Guide www.xilinx.com 249
UG482 (v1.9) December 19, 2016
FFG1156 Package Placement Diagram
X-Ref Target - Figure A-12
Figure A-12: Placement Diagram for the FFG1156 Package (2 of 4)
B17 MGTPTXP3_116
A17 MGTPTXN3_116
F17 MGTPRXP3_116
E17 MGTPRXN3_116
B15 MGTPTXP2_116
UG482_aA_08_021113
A15 MGTPTXN2_116
D16 MGTPRXP2_116
C16 MGTPRXN2_116
H14 MGTREFCLK1P_116
G14 MGTREFCLK1N_116
H16 MGTREFCLK0P_116
G16 MGTREFCLK0N_116
D14 MGTPTXP1_116
C14 MGTPTXN1_116
F15 MGTPRXP1_116
E15 MGTPRXN1_116
B13 MGTPTXP0_116
A13 MGTPTXN0_116
F13 MGTPRXP0_116
E13 MGTPRXN0_116
XC7A200T:
GTPE2_CHANNEL_X1Y7
XC7A200T:
GTPE2_CHANNEL_X1Y6
XC7A200T:
GTPE2_COMMON_X1Y1
XC7A200T:
GTPE2_CHANNEL_X1Y5
XC7A200T:
GTPE2_CHANNEL_X1Y4
Send Feedback

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx 7 Series and is the answer not in the manual?

Xilinx 7 Series Specifications

General IconGeneral
Process Technology28nm
TransceiversUp to 96
I/O PinsUp to 1, 200
Transceiver Data RateUp to 28.05 Gbps
Power ConsumptionVaries by device
Operating TemperatureCommercial, Industrial
Package OptionsBGA, CSP
FamilyArtix-7, Kintex-7, Virtex-7
DSP Slices16 - 3600

Related product manuals