Xilinx 7 Series User Manual

7 Series FPGAs GTP Transceivers User Guide www.xilinx.com 253
UG482 (v1.9) December 19, 2016
Appendix B
Placement Information by Device
Table B-1 defines the Artix™-7 FPGA device-package combinations and the available GTP
transceiver banks. defines the Zynq-7000 device-package combinations and the available GTP
transceiver banks. For transceiver location, refer to Appendix A, Placement Information by
Package.
Table B-1: Artix-7 FPGA Device-Package Combinations and GTP Transceiver Banks
Package CPG236 CSG325 FGG484 FGG676 SBG484 FBG484 FBG676 FFG1156
XC7A12T
MGT_BANK
_216
MGT_BANK
_216
XC7A15T
MGT_BANK
_216
MGT_BANK
_216
MGT_BANK
_216
XC7A25T
MGT_BANK
_216
MGT_BANK
_216
XC7A35T
MGT_BANK
_216
MGT_BANK
_216
MGT_BANK
_216
XC7A50T
MGT_BANK
_216
MGT_BANK
_216
MGT_BANK
_216
XC7A75T
MGT_BANK
_216
MGT_BANK
_213,
MGT_BANK
_216
XC7A100T
MGT_BANK
_216
MGT_BANK
_213,
MGT_BANK
_216
XC7A200T
MGT_BANK
_216
MGT_BANK
_216
MGT_BANK
_213,
MGT_BANK
_216
MGT_BANK
_113,
MGT_BANK
_116,
MGT_BANK
_213,
MGT_BANK
_216
Table B-2: Zynq-7000 Device/Package Combinations and GTP Transceiver Banks
Package CLG485
XC7Z012S MGT_BANK_112
XC7Z015 MGT_BANK_112
Send Feedback

Xilinx 7 Series Specifications

General

Brand	Xilinx
Model	7 Series
Category	Computer Hardware
Language	English