System Control
ARM DDI 0363G Copyright © 2006-2011 ARM Limited. All rights reserved. 4-42
ID073015 Non-Confidential
[21] DEOLP Disable end of loop prediction:
0 = Enable loop prediction. This is the reset value.
1 = Disable loop prediction.
[20] DBHE Disable Branch History (BH) extension:
0 = Enable the extension. This is the reset value.
1 = Disable the extension.
[19] FRCDIS Fetch rate control disable:
0 = Normal fetch rate control operation. This is the reset value.
1 = Fetch rate control disabled.
[18] - SBZ.
[17] RSDIS Return stack disable:
0 = Normal return stack operation. This is the reset value.
1 = Return stack disabled.
[16:15] BP This field controls the branch prediction policy:
b00 = Normal operation. This is the reset value.
b01 = Branch always taken.
b10 = Branch always not taken.
b11 = Reserved. Behavior is Unpredictable if this field is set to b11.
[14] DBWR Disable write burst in the AXI master:
0 = Normal operation. This is the reset value.
1 = Disable write burst optimization.
[13] DLFO Disable linefill optimization in the AXI master:
0 = Normal operation. This is the reset value.
1 = Limits the number of outstanding data linefills to two.
[12]
ERPEG
c
Enable random parity error generation:
0 = Random parity error generation disabled. This is the reset value.
1 = Enable random parity error generation in the cache RAMs.
This bit controls error generation logic during system validation. A synthesized ASIC
typically does not have such models and this bit is therefore redundant for ASICs.
[11] DNCH Disable data forwarding for Non-cacheable accesses in the AXI master:
0 = Normal operation. This is the reset value.
1 = Disable data forwarding for Non-cacheable accesses.
[10] FORA Force outer read allocate (ORA) for outer write allocate (OWA) regions:
0 = No forcing of ORA. This is the reset value.
1 = ORA forced for OWA regions.
[9] FWT Force write-through (WT) for write-back (WB) regions:
0 = No forcing of WT. This is the reset value.
1 = WT forced for WB regions.
Table 4-24 ACTLR Register bit assignments (continued)
Bits Name Function
To Next Page
Loading...
