Level Two Interface
ARM DDI 0363G Copyright © 2006-2011 ARM Limited. All rights reserved. 9-32
ID073015 Non-Confidential
Dirty RAM access
The following tables show the data format for accessing the dirty RAM:
• Table 9-42 shows the format when parity is implemented, or no error scheme is
implemented
• Table 9-43 shows the format when ECC is implemented.
When parity checking is enabled, all cacheable accesses are forced to write-through. Therefore
the dirty RAM is not used and does not require parity protection.
Table 9-42 Dirty register format, with parity or with no error scheme
Data bit Description
[63:27] Not used, read-as-zero
[26:25] Outer attributes, way 3
[24] Dirty value, way 3
[23:19] Not used, read-as-zero
[18:17] Outer attributes, way 2
[16] Dirty value, way 2
[15:11] Not used, read-as-zero
[10:9] Outer attributes, way 1
[8] Dirty value, way 1
[7:3] Not used, read-as-zero
[2:1] Outer attributes, way 0
[0] Dirty value, way 0
Table 9-43 Dirty register format, with ECC
Data bit Description
[63:31] Not used, read-as-zero
[30:27] ECC, way 3
[26:25] Outer attributes, way 3
[24] Dirty value, way 3
[23] Not used, read-as-zero
[22:19] ECC, way 2
[18:17] Outer attributes, way 2
[16] Dirty value, way 2
[15] Not used, read-as-zero
To Next Page
Loading...
