Signal Descriptions
ARM DDI 0363G Copyright © 2006-2011 ARM Limited. All rights reserved. A-10
ID073015 Non-Confidential
A.5.2 AXI master port error detection signals
Table A-5 shows the AXI master port error detection signals. these signals are only generated
if the processor is configured to include AXI bus parity. See Configurable options on page 1-6
for more information.
ARREADYM Input CLKIN Address ready. The slave uses this signal to indicate that it can
accept the address.
ARSIZEM[2:0] Output CLKIN Indicates the size of the transfer.
ARUSERM[4:0] Output CLKIN Provides decode information for the read address channel. See
Table 9-3 on page 9-5 for information about the encoding of this
signal.
ARVALIDM Output CLKIN Indicates address and control are valid.
Read Data Channel
RDATAM[63:0] Input CLKIN Read data.
RIDM[3:0] Input CLKIN The identification tag for the read data group of signals.
RLASTM Input CLKIN Indicates the last transfer in a read burst.
RREADYM Output CLKIN Read ready signal indicating that the bus master can accept read
data and response information.
RRESPM[1:0] Input CLKIN Read response.
RVALIDM Input CLKIN Indicates that read data is available.
Table A-4 AXI master port signals for the L2 interface (continued)
Signal Direction Clocking Description
Table A-5 AXI master port error detection signals
Signal Direction Clocking Description
AWPARITYM Output CLKIN Parity bit for write address channel
WPARITYM Output CLKIN Parity bit for write data channel
BPARITYM Input CLKIN Parity bit for write response channel
ARPARITYM Output CLKIN Parity bit for read address channel
RPARITYM Input CLKIN Parity bit for read data channel
AXIMPARERR[1:0] Output CLKIN Parity error indication for read data, bit [1], and write response,
bit[0], channels
To Next Page
Loading...
