EasyManua.ls Logo

ARM Cortex-R4 - Page 369

Default Icon
436 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Signal Descriptions
ARM DDI 0363G Copyright © 2006-2011 ARM Limited. All rights reserved. A-11
ID073015 Non-Confidential
A.5.3 AXI slave port
Table A-6 shows the AXI slave port signals for the L2 interface. With the exception of the
ACLKENS, all signals are only sampled or driven on CLKIN edges when ACLKENS is
asserted, see AMBA interface clocking on page 2-13 for more information.
Table A-6 AXI slave port signals for the L2 interface
Signal Direction Clocking Description
ACLKENS Input CLKIN Clock enable for the AXI slave port.
Write Address Channel
AWADDRS[22:0] Input CLKIN Transfer start address.
AWBURSTS[1:0] Input CLKIN Write burst type.
AWIDS[7:0] Input CLKIN The identification tag for the write address group of signals.
AWLENS[3:0] Input CLKIN Write transfer burst length. The transfer burst length range is from
one to 16. A 4-bit binary value minus one determines the transfer
burst length.
AW PR O TS Input CLKIN Protection information, privileged or normal access. AW PR OT [0 ]
in AXI specification.
AWREADYS Output CLKIN Address ready. The slave uses this signal to indicate that it can
accept the address.
AWSIZES[2:0] Input CLKIN Indicates the size of the transfer.
AW US E RS [ 3: 0] Input CLKIN Memory type select data cache, instruction cache, BTCM or
ATCM, one hot. AWU S ER S [3 : 0] signal is not part of the standard
AXI specification.
AWVALIDS Input CLKIN Indicates address and control are valid.
Write Data Channel
WDATAS[63:0] Input CLKIN Write data.
WLASTS Input CLKIN Indicates the last data transfer of a burst.
WREADYS Output CLKIN Indicates that the slave is ready to accept write data.
WSTRBS[7:0] Input CLKIN Write strobes used to indicate which byte lanes must be updated.
WVALIDS Input CLKIN Indicates address and control are valid.
Write Response Channel
BIDS[7:0] Output CLKIN The identification tag for the write response signal.
BREADYS Input CLKIN Indicates that the core is ready to accept write response.
BRESPS[1:0] Output CLKIN Write response.
BVALIDS Output CLKIN Indicates that a valid write response is available.
Read Address Channel
ARADDRS[22:0] Input CLKIN Instruction fetch burst start address.
ARBURSTS[1:0] Input CLKIN Burst type.
ARIDS[7:0] Input CLKIN Identification tag for the read address group of signals.

Table of Contents

Related product manuals