ARM Cortex-R4 - Page 388

AC Characteristics
ARM DDI 0363G Copyright © 2006-2011 ARM Limited. All rights reserved. B-7
ID073015 Non-Confidential
Table B-8 shows the timing parameters for the test input ports.
Table B-9 shows the timing parameters for the TCM interface input ports.
Table B-8 Test input ports timing parameters
Input delay
minimum
Input
delay
maximum
Signal name
Clock uncertainty 10% SE
Clock uncertainty 10% RSTBYPASS
Clock uncertainty 50% MBTESTON
Clock uncertainty 50% MBISTDIN[71:0]
Clock uncertainty 50% MBISTADDR[19:0]
Clock uncertainty 50% MBISTCE
Clock uncertainty 50% MBISTSEL[4:0]
Clock uncertainty 50% MBISTWE[7:0]
Table B-9 TCM interface input ports timing parameters
Input delay
minimum
Input
delay
maximum
Signal name
Clock uncertainty 65% ATCDATAIN[63:0]
Clock uncertainty 65% ATCPARITYIN[13:0]
Clock uncertainty 65% ATCERROR
Clock uncertainty 50% ATCWAIT
Clock uncertainty 40% ATCLATEERROR
Clock uncertainty 50% ATCRETRY
Clock uncertainty 65% B0TCDATAIN[63:0]
Clock uncertainty 65% B0TCPARITYIN[13:0]
Clock uncertainty 65% B0TCERROR
Clock uncertainty 50% B0TCWAIT
Clock uncertainty 40% B0TCLATEERROR
Clock uncertainty 50% B0TCRETRY
Clock uncertainty 65% B1TCDATAIN[63:0]
Clock uncertainty 65% B1TCPARITYIN[13:0]
Clock uncertainty 65% B1TCERROR