Enclustra Mercury XU5 User Manual

Warning!
Do not use excessive force to latch a Mercury module into the Mercury connectors on the base board,
as this could damage the module and the base board; always make sure that the module is correctly
oriented before mounting it into the base board.
2.9 User I/O
2.9.1 Pinout
Information on the Mercury XU5 SoC module pinout can be found in the Enclustra Mercury Master Pinout
[12], and in the additional document Enclustra Module Pin Connection Guidelines [11].
Warning!
Please note that the pin types on the schematics symbol of the module connector and in the Master
Pinout document are for reference only. On the Mercury XU5 SoC module it may be possible that
the connected pins do not have the targeted functions (such as primary clocks, differential pins, MGT
signals, etc).
The naming convention for the user I/Os located in HP banks is:
IO_B<BANK>_L<PAIR><_SPECIAL_FUNCTION>_<PACKAGE_PIN>_<POLARITY>.
For example, IO_B66_L4_AD7_G3_P is located on pin G3 of I/O bank 66, pair 4, it is a System Monitor differ-
ential auxiliary analog input capable pin and it has positive polarity, when used in a differential pair.
The HD banks are numbered differently depending on the MPSoC device equipped on the module:
• Bank E represents:
• I/O bank 25 for ZU2/ZU3 devices
• I/O bank 45 for ZU4/ZU5 devices
• Bank F represents:
• I/O bank 26 for ZU2/ZU3 devices
• I/O bank 46 for ZU4/ZU5 devices
• Bank N represents:
• I/O bank 24 for ZU2/ZU3 devices
• I/O bank 44 for ZU4/ZU5 devices
• Bank O represents:
• I/O bank 44 for ZU2/ZU3 devices
• I/O bank 43 for ZU4/ZU5 devices
The naming convention for the user I/Os located in HD banks is:
IO_B<BANK_LETTER>_L<PAIR><_SPECIAL_FUNCTION>_<PACKAGE_PIN>_<POLARITY>
For example, IO_BO_L6_HDGC_AD6_AD12_N is located on pin AD12 of I/O bank O, pair 6, it is a System
Monitor differential auxiliary analog input capable pin and also a clock capable pin and it has negative po-
larity, when used in a differential pair.
The global clock capable pins are marked with “GC” (HP I/O banks) or with “HDGC” (HD I/O banks) in the
signal name. For details on their function and usage, please refer to the Xilinx documentation.
D-0000-445-001 19 / 64 Version 07, 25.07.2019

Enclustra Mercury XU5 Specifications

General

Brand	Enclustra
Model	Mercury XU5
Category	Control Unit
Language	English