References
[1] Enclustra General Business Conditions
http://www.enclustra.com/en/products/gbc/
[2] Mercury XU5 SoC Module Reference Design
→ Ask Enclustra for details
[3] Mercury XU5 SoC Module IO Net Length Excel Sheet
→ Ask Enclustra for details
[4] Mercury XU5 SoC Module FPGA Pinout Excel Sheet
→ Ask Enclustra for details
[5] Mercury XU5 SoC Module FPGA Pinout Assembly Variants Excel Sheet
→ Ask Enclustra for details
[6] Mercury XU5 SoC Module User Schematics
→ Ask Enclustra for details
[7] Mercury XU5 SoC Module Known Issues and Changes
→ Ask Enclustra for details
[8] Mercury XU5 SoC Module Footprint
→ Ask Enclustra for details
[9] Mercury XU5 SoC Module 3D Model (PDF)
→ Ask Enclustra for details
[10] Mercury XU5 SoC Module STEP 3D Model
→ Ask Enclustra for details
[11] Module Pin Connection Guidelines
→ Ask Enclustra for details
[12] Enclustra Mercury Master Pinout
→ Ask Enclustra for details
[13] Hirose FX10 Series Product Website
http://www.hirose-connectors.com/
[14] Mercury+ PE1 User Manual
→ Ask Enclustra for details
[15] Enclustra Build Environment
→ Ask Enclustra for details
[16] Enclustra Build Environment How-To Guide
→ Ask Enclustra for details
[17] Enclustra Module Configuration Tool
http://www.enclustra.com/en/products/tools/module-configuration-tool/
[18] Enclustra Modules Heat Sink Application Note
→ Ask Enclustra for details
[19] Zynq UltraScale+ MPSoC Technical Reference Manual, UG1085, Xilinx, 2016
[20] UltraScale Architecture System Monitor, UG580, Xilinx, 2015
[21] Zynq UltraScale+ MPSoC, DC and AC Switching Characteristics, DS925, Xilinx, 2015
[22] System Management Wizard v1.1 Product Guide, PG185, Xilinx, 2014
[23] Zynq UltraScale+ MPSoC Overview, DS891, Xilinx, 2015
[24] Zynq UltraScale+ Device, Packaging and Pinouts, Product Specification, UG1075, v1.6, Xilinx
[25] Power Loss During the Write Register (WRR) Operation in Serial NOR Flash Devices – KBA221246,
Cypress, 2017
https://community.cypress.com/docs/DOC-13833
[26] Forum Discussion “S25FL512S Recovery after Block Protection”, Cypress, 2017
https://community.cypress.com/thread/31856
D-0000-445-001 64 / 64 Version 07, 25.07.2019