Enclustra Mercury XU5 - I;O Pin Exceptions; User I;Os

Table 5 includes information related to the total number of I/Os available in each I/O bank and possible
limitations.
Signal Name Sign. Pairs Differential Single- I/O Bank
ended
IO_B65_<...> 44 22 In/Out In/Out 65 (HP)
3
IO_B66_<...> 48 24 In/Out In/Out 66 (HP)
3
IO_BE_<...> 4 2 In/Out (no LVDS/LVPECL outputs
supported; internal differential ter-
mination not supported)
In/Out 25 (HD)
3
for ZU2/ZU3
45 (HD)
3
for ZU4/ZU5
Refer to Section 2.9.3 for details.
IO_BF_<...> 2 1 In/Out (no LVDS/LVPECL outputs
supported; internal differential ter-
mination not supported)
In/Out 26 (HD)
3
for ZU2/ZU3
46 (HD)
3
for ZU4/ZU5
Refer to Section 2.9.3 for details.
IO_BN_<...> 24 12 In/Out (no LVDS/LVPECL outputs
supported; internal differential ter-
mination not supported)
In/Out 24 (HD)
3
for ZU2/ZU3
44 (HD)
3
for ZU4/ZU5
Refer to Section 2.9.3 for details.
IO_BO_<...> 24 12 In/Out (no LVDS/LVPECL outputs
supported; internal differential ter-
mination not supported)
In/Out 44 (HD)
3
for ZU2/ZU3
43 (HD)
3
for ZU4/ZU5
Refer to Section 2.9.3 for details.
Total 146 73 - - -
Table 5: User I/Os
Please note that not all I/Os listed in Table 5 are available on the module connector. Certain user I/Os on the
module connectors can be connected to various MPSoC I/Os, depending on the product variant. Section
2.9.2 lists and describes the connectivity for these pins for each assembly variant. The multi-use signals on
the module connector are not named according to the naming convention described above.
The multi-gigabit transceiver (MGT) are described in section 2.10.
2.9.2 I/O Pin Exceptions
The I/O pin exceptions are pins with special functions or restrictions (for example, when used in combination
with certain Mercury boards they may have a specific role).
3
HD = high density pins, HP = high performance pins; Refer to the Zynq UltraScale+ MPSoC Overview [23] for details.
D-0000-445-001 20 / 64 Version 07, 25.07.2019