EasyManuals Logo

Enclustra Mercury XU5 User Manual

Enclustra Mercury XU5
64 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #7 background imageLoading...
Page #7 background image
Warning!
It is possible to mount the Mercury XU5 SoC module the wrong way round on the base board - always
check that the mounting holes on the base board are aligned with the mounting holes of the Mercury
XU5 SoC module.
The base board and module may be damaged if the module is mounted the wrong way round and
powered up.
1.1.6 Electrostatic Discharge
Electronic boards are sensitive to electrostatic discharge (ESD). Please ensure that the product is handled
with care and only in an ESD-protected environment.
1.1.7 Electromagnetic Compatibility
The Mercury XU5 SoC module is a Class A product and is not intended for use in domestic environments.
The product may cause electromagnetic interference, for which appropriate measures must be taken.
1.2 Features
Xilinx Zynq® UltraScale+™ MPSoC
XCZU2CG/XCZU2EG/XCZU3EG/XCZU4CG/XCZU4EV/XCZU5EV device
SFVC784 package
Dual-/Quad-core ARM® Cortex™-A53 MPCore™ up to 1.500 GHz
Dual-core ARM® Cortex™-R5 MPCore™ up to 600 MHz
Mali-400 MP2 GPU (not for CG variants)
H.264 / H.265 Video Codec (only for EV variants)
Xilinx 16nm FinFET+ FPGA fabric
ZU2CG/ZU2EG/ZU3EG: 178 user I/Os
14 ARM peripheral I/Os (SPI, SDIO, CAN, I2C, UART)
144 FPGA I/Os (single-ended, differential or analog)
92 HP I/Os (up to 1.8 V)
52 HD I/Os (up to 3.3 V)
20 GTR MGT signals (clock and data)
ZU4CG/ZU4EV/ZU5EV: 178 user I/Os
14 ARM peripheral I/Os (SPI, SDIO, CAN, I2C, UART)
124 FPGA I/Os (single-ended, differential or analog)
72 HP I/Os (up to 1.8 V)
52 HD I/Os (up to 3.3 V)
40 MGT signals (clock and data)
20 GTH MGT signals
20 GTR MGT signals
ZU4CG/ZU4EV/ZU5EV devices: 4 GTH MGTs @ 12.5 Gbit/sec and 2 reference input clock differential
pairs
ZU4CG/ZU4EV/ZU5EV devices: PCIe Gen3 ×4 (Xilinx built-in PCIe integrated block using GTH lines)
4 GTR MGTs @ 6 Gbit/sec and 2 reference input clock differential pairs
PCIe Gen2 ×4 (Xilinx built-in PCIe hard block using GTR lines)
Up to 8 GB DDR4 SDRAM with ECC on PS side
Up to 2 GB DDR4 SDRAM on PL side
64 MB quad SPI flash
D-0000-445-001 7 / 64 Version 07, 25.07.2019

Table of Contents

Other manuals for Enclustra Mercury XU5

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Enclustra Mercury XU5 and is the answer not in the manual?

Enclustra Mercury XU5 Specifications

General IconGeneral
BrandEnclustra
ModelMercury XU5
CategoryControl Unit
LanguageEnglish

Related product manuals