EasyManua.ls Logo

Nuvoton NuEclipse - Table of Contents

Default Icon
57 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
NuEclipse
Apr. 25, 2022 Page 2 of 57 Rev 1.02.019
NU
ECLIPSE USER MANUAL
Table of Contents
1 OVERVIEW ............................................................................................................ 5
Supported Chips ...................................................................................................... 5
2 REQUIREMENTS .................................................................................................. 6
3 QUICK START ....................................................................................................... 7
Installation ............................................................................................................... 7
3.1.1 Performing the NuEclipse Installer on Microsoft Windows ............................................. 7
3.1.2 Extracting the NuEclipse Tar File on GNU/Linux .............................................................. 8
3.1.3 Verifying the Eclipse Preferences ....................................................................................... 9
Running Eclipse..................................................................................................... 11
4 DEVELOPMENT TUTORIAL ............................................................................... 12
Select Workspace .................................................................................................. 12
New Project Wizard ............................................................................................... 13
Import Existing Projects ......................................................................................... 15
Build Settings ........................................................................................................ 16
Debug Configuration .............................................................................................. 17
4.5.1 Debugger Tab ...................................................................................................................... 18
4.5.2 Startup Tab ........................................................................................................................... 19
Debug Views ......................................................................................................... 20
4.6.1 Registers View ..................................................................................................................... 20
4.6.2 Memory View ....................................................................................................................... 21
4.6.3 Disassembly View ............................................................................................................... 22
4.6.4 Peripheral Registers View.................................................................................................. 23
Watchpoints ........................................................................................................... 29
Debug in RAM ....................................................................................................... 31
Debug Executable Files Only................................................................................. 35
Configuration of Cortex-A, Multi-core SMP and AMP system................................. 41
4.10.1 Preliminary Preparation ...................................................................................................... 41
4.10.2 Configuration of debugging Single-core Cortex-A ......................................................... 42
4.10.3 Configuration of debugging Dual-core Cortex-A in SMP mode .................................... 45
4.10.4 Configuration of debugging Single-core Cortex-A and Cortex-M in AMP mode ........ 45
4.10.5 Configuration of debugging Dual-core Cortex-A and Cortex-M in AMP mode ........... 47
4.10.6 Configuration of debugging Cortex-A Core in AARCH32 mode ................................... 48
4.10.7 System Registers Access .................................................................................................. 51
5 Q&A ..................................................................................................................... 52
6 REVISION HISTORY ........................................................................................... 56

Table of Contents