EasyManuals Logo

Quectel 5G Module Series Hardware Design

Quectel 5G Module Series
87 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #86 background imageLoading...
Page #86 background image
5G Module Series
RM500Q-AE&RM502Q-AE Hardware Design
RM500Q-AE&RM502Q-AE_Hardware_Design 85 / 86
DPR
Dynamic Power Reduction
DRX
Discontinuous Reception (Chapter 3.1.1, Chapter 6.2)
Diversity Reception (Chapter 5)
ESD
Electrostatic Discharge
EP
EndPoint
ET
Envelope Tracking
FDD
Frequency Division Duplexing
GLONASS
Global Navigation Satellite System (Russia)
GNSS
Global Navigation Satellite System
GPS
Global Positioning System
GSM
Global System for Mobile Communications
HSPA
High Speed Packet Access
HSDPA
High Speed Downlink Packet Access
HSUPA
High Speed Uplink Packet Access
kbps
Kilo Bits Per Second
LAA
License Assisted Access
LED
Light Emitting Diode
LTE
Long Term Evolution
Mbps
Mega Bits Per Second
ME
Mobile Equipment
MIMO
Multiple-Input Multiple-Output
MLCC
Multilayer Ceramic Chip Capacitor
MO
Mobile Originated
MSB
Most Significant Bit
MT
Mobile Terminated
PAP
Password Authentication Protocol
PCB
Printed Circuit Board

Table of Contents

Other manuals for Quectel 5G Module Series

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Quectel 5G Module Series and is the answer not in the manual?

Quectel 5G Module Series Specifications

General IconGeneral
BrandQuectel
Model5G Module Series
CategoryMotherboard
LanguageEnglish

Related product manuals