EasyManua.ls Logo

Quectel 5G Series - Component Placement of 5 G EVB

Quectel 5G Series
86 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
5G Module Series
RM500Q-GL Hardware Design
RM500Q-GL_Hardware_Design 10 / 85
Figure Index
Figure 1: Functional Block Diagram ........................................................................................................... 17
Figure 2: Pin Assignment ........................................................................................................................... 18
Figure 3: DRX Run Time and Current Consumption in Sleep Mode ......................................................... 25
Figure 4: Sleep Mode Application with USB Remote Wakeup .................................................................. 25
Figure 5: Power Supply Limits During Radio Transmission ...................................................................... 27
Figure 6: Reference Circuit for VCC Pins .................................................................................................. 28
Figure 7: Reference Design for Power Supply .......................................................................................... 28
Figure 8: Turn on the Module with a Host GPIO ........................................................................................ 30
Figure 9: Turn-on Timing of the Module ..................................................................................................... 30
Figure 10: Turn-off Timing Through FCPO# .............................................................................................. 31
Figure 11: Turn-off Timing Through AT Command and FCPO# ............................................................... 32
Figure 12: Reference Circuit of RESET# with NPN Driver Circuit ............................................................. 33
Figure 13: Reference Circuit of RESET# with Button ................................................................................ 34
Figure 14: Reset Timing of the Module ...................................................................................................... 34
Figure 15: Reference Circuit for Normally Closed (U)SIM Card Connector .............................................. 38
Figure 16: Reference Circuit for Normally Open (U)SIM Card Connector ................................................ 39
Figure 17: Reference Circuit for a 6-pin (U)SIM Card Connector ............................................................. 39
Figure 18: Reference Circuit for USB 3.1/2.0 Interface ............................................................................. 41
Figure 19: PCIe Interface Reference Circuit .............................................................................................. 44
Figure 20: PCIe Power-on Timing Requirements of M.2 Specification ..................................................... 45
Figure 21: PCIe Power-on Timing of the Module ....................................................................................... 46
Figure 22: Primary Mode Timing ................................................................................................................ 47
Figure 23: Auxiliary Mode Timing .............................................................................................................. 48
Figure 24: W_DISABLE1# and W_DISABLE2# Reference Circuit ........................................................... 50
Figure 25: WWAN_LED# Reference Circuit .............................................................................................. 51
Figure 26: WAKE_ON_WAN# Signal Reference Circuit ........................................................................... 52
Figure 27: Recommended Circuit for Configuration Pins .......................................................................... 55
Figure 28: Antenna Connectors on the Module ......................................................................................... 64
Figure 29: RM500Q-GL RF Connector Dimensions (Unit: mm) ................................................................ 65
Figure 30: Specifications of Mating Plugs Using Ø 0.81 mm Coaxial Cables ........................................... 66
Figure 31: Connection between RF Connector and Mating Plug Using Ø 0.81 mm Coaxial Cable ......... 66
Figure 32: Connection between RF Connector and Mating Plug Using Ø 1.13 mm Coaxial Cable ......... 67
Figure 33Plug in a Coaxial Cable Plug .................................................................................................. 67
Figure 34Pull out a Coaxial Cable Plug ................................................................................................. 68
Figure 35Install the Coaxial Cable Plug with Jig .................................................................................... 68
Figure 36: Thermal Dissipation Area Inside and on Bottom Side of the Module (Unit: mm) .................... 77
Figure 37: Mechanical Dimensions of RM500Q-GL (Unit: mm) ................................................................ 79
Figure 38: Top and Bottom View of the Module ........................................................................................ 80
Figure 39: Tray Size (Unit: mm) ................................................................................................................. 81
Figure 40: Tray Packaging Procedure ....................................................................................................... 81

Table of Contents

Other manuals for Quectel 5G Series

Related product manuals