Texas Instruments CC253x User Manual

www.ti.com Memory Map
23.4.1 RXFIFO
The RXFIFO memory area is located at addresses 0x6000 to 0x607F and is thus 128 bytes. Although this
memory area is intended for the RXFIFO, it is not protected in any way, so it is still accessible in the
XREG memory space. Normally, only the designated instructions should be used to manipulate the
contents of the RXFIFO. The RXFIFO can contain more than one frame at a time.
23.4.2 TXFIFO
The TXFIFO memory area is located at addresses 0x6080 to 0x60FF and is thus 128 bytes. Although this
memory area is intended for the TXFIFO, it is not protected in any way, so it is still accessible in the
XREG memory space. Normally, only the designated instructions should be used to manipulate the
contents of the TXFIFO. The TXFIFO can only contain one frame at a time.
23.4.3 Frame-Filtering and Source-Matching Memory Map
The frame-filtering and source-address-matching functions use a 128 byte block of the RF Core RAM to
store local-address information and source-matching configuration and results; this is located in the area
0x6100 to 0x617F. This memory space is described in Table 23-1. Values that do not fill an entire
byte/word are in the least-significant part of the byte/word. Note that the values in these registers are
unknown after reset. However, the values are retained during power modes.
Table 23-1. Frame Filtering and Source Matching Memory Map
ADDRESS REGISTER/VARIABLE ENDIAN DESCRIPTION
RESERVED
0x6176–0x617F Temporary storage Memory space used for temporary storage of variables
LOCAL ADDRESS INFORMATION
0x6174–0x6175 SHORT_ADDR LE The short address used during destination address filtering
0x6172–0x6173 PAN_ID LE The PAN ID used during destination address filtering
0x616A–0x6171 EXT_ADD LE The IEEE extended address used during destination address filtering
SOURCE ADDRESS MATCHING CONTROL
8 MSBs of the 24-bit mask that enables/disables automatic pending
0x6169 SRCSHORTPENDEN2
for each of the 24 short addresses
0x6168 SRCSHORTPENDEN1
8 LSBs of the 24-bit mask that enables/disables automatic pending
0x6167 SRCSHORTPENDEN0
for each of the 24 short addresses
8 MSBs of the 24-bit mask that enables/disables automatic pending
for each of the 12 extended addresses. Entry n is mapped to
0x6166 SRCEXTPENDEN2
SRCEXTPENDEN[2n]. All SRCEXTPENDEN[2n + 1] bits are don't
care.
0x6165 SRCEXTPENDEN1
8 LSBs of the 24-bit mask that enables/disables automatic pending
for each of the 12 extended addresses. Entry n is mapped to
0x6164 SRCEXTPENDEN0
SRCEXTPENDEN[2n]. All SRCEXTPENDEN[2n + 1] bits are don't
care.
SOURCE ADDRESS MATCHING RESULT
The bit index of the least-significant 1 in SRCRESMASK, or 0x3F when
there is no source match. On a match, bit 5 is 0 when the match is
on a short address and 1 when it is on an extended address. On a
match, bit 6 is 1 when the conditions for automatic pending bit in
0x6163 SRCRESINDEX acknowledgment have been met (see the description of
SRCMATCH.AUTOPEND). The bit gives no indication of whether or not
the acknowledgment actually is transmitted, and does not take the
PENDING_OR register bit and the SACK/SACKPEND/SNACK strobes
into account.
24-bit mask that indicates source address match for each individual
0x6162 SRCRESMASK2
entry in the source address table
Short address matching. When there is a match on entry panid_n +
0x6161 SRCRESMASK1
short_n, bit n is set in SRCRESMASK.
225
SWRU191C–April 2009–Revised January 2012 CC253x Radio
Submit Documentation Feedback
Copyright © 2009–2012, Texas Instruments Incorporated

Texas Instruments CC253x Specifications

General

Brand	Texas Instruments
Model	CC253x
Category	Microcontrollers
Language	English