EasyManua.ls Logo

Xilinx 7 Series - Page 128

Xilinx 7 Series
306 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
128 www.xilinx.com 7 Series FPGAs GTP Transceivers User Guide
UG482 (v1.9) December 19, 2016
Chapter 4: Receiver
Use Modes—RX Termination
TERM_RCAL_OVRD 3-bit Binary Selects whether the external 100Ω precision resistor
connected to the MGTRREF pin or an override
value is used, as defined by TERM_RCAL_CFG
[14:0]. This feature is intended for internal use only.
RXLPM_INCM_CFG 1-bit Binary 1'b1 = Enable high common mode operation
1'b0 = Disable high common mode operation
RXLPM_IPCM_CFG 1-bit Binary 1'b1 = Enable low common mode operation
1'b0 = Disable low common mode operation
Table 4-2: RX AFE Attributes (Cont’d)
Attribute Type Description
Table 4-3: Use Mode 1—RX Termination
Use
Mode
External AC
Coupling
Term
Voltage
Max Swing
mV
DPP
Suggested Protocols and
Usage Notes
1 On Gnd 1,200
Attribute Settings:
RX_CM_SEL[1:0] = 2'b01
RXLPM_INCM_CFG = 1'b0
RXLPM_IPCM_CFG = 1'b1
X-Ref Target - Figure 4-3
Figure 4-3: Use Mode 1
~100 nF
50Ω
50Ω
~100 nF
FPGABOARD
ACJTAG RX
ACJTAG RX
MGTAVTT
MGTAVTT
GND
RX_CM_SEL [1:0] = 2'b01
UG482_c4_03_020613
Send Feedback

Table of Contents

Related product manuals