EasyManua.ls Logo

Xilinx 7 Series - Page 129

Xilinx 7 Series
306 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
7 Series FPGAs GTP Transceivers User Guide www.xilinx.com 129
UG482 (v1.9) December 19, 2016
RX Analog Front End
Table 4-4: Use Mode 2—RX Termination
Use
Mode
External AC
Coupling
Term
Voltage
Max Swing
mV
DPP
Suggested Protocols and Usage
Notes
2 On AVTT 1,200
Protocols:
Backplane
CEI-6 (1,200 mV
DPP
)
•Wireless
Serial RapidIO
Attribute Settings:
RX_CM_SEL[1:0] = 2'b00
RXLPM_INCM_CFG = 1'b1
RXLPM_IPCM_CFG = 1'b0
X-Ref Target - Figure 4-4
Figure 4-4: Use Mode 2
+
~100 nF
50Ω
50Ω
~100 nF
FPGABOARD
ACJTAG RX
ACJTAG RX
MGTAVTT
MGTAVTT
MGTAVTT
RX_CM_SEL [1:0] = 2'b11
UG482_c4_04_110911
Send Feedback

Table of Contents

Related product manuals