EasyManuals Logo

Xilinx 7 Series User Manual

Xilinx 7 Series
306 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #138 background imageLoading...
Page #138 background image
138 www.xilinx.com 7 Series FPGAs GTP Transceivers User Guide
UG482 (v1.9) December 19, 2016
Chapter 4: Receiver
X-Ref Target - Figure 4-13
Figure 4-13: Flowchart for Exit from RX Electrical Idle for PCIe Gen2
X-Ref Target - Figure 4-14
Figure 4-14: Flowchart for SATA 3G or SATA 6G
RX is Out of Electrical Idle
Is RXELECIDLE
Deasserted?
Valid EIOS?
PCIe Gen2 Exit
UG482_c4_113_020413
No
Ye s
No
Ye s
RX is in Electrical Idle
RX is Not in Electrical Idle
Is RXELECIDLE
Asserted?
Is Incoming Data
Valid?
SATA 3G or 6G
UG482_c4_114_020413
No
Ye s
Ye s
No
Send Feedback

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx 7 Series and is the answer not in the manual?

Xilinx 7 Series Specifications

General IconGeneral
Process Technology28nm
TransceiversUp to 96
I/O PinsUp to 1, 200
Transceiver Data RateUp to 28.05 Gbps
Power ConsumptionVaries by device
Operating TemperatureCommercial, Industrial
Package OptionsBGA, CSP
FamilyArtix-7, Kintex-7, Virtex-7
DSP Slices16 - 3600

Related product manuals