EasyManuals Logo

Xilinx 7 Series User Manual

Xilinx 7 Series
306 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #137 background imageLoading...
Page #137 background image
7 Series FPGAs GTP Transceivers User Guide www.xilinx.com 137
UG482 (v1.9) December 19, 2016
RX Out-of-Band Signaling
X-Ref Target - Figure 4-11
Figure 4-11: Flowchart for PCIe Gen2
X-Ref Target - Figure 4-12
Figure 4-12: Flowchart for Entry to RX Electrical Idle for PCIe Gen2
RX is in Electrical Idle
RX is Not in Electrical Idle
Is RXELECIDLE
Asserted?
Is Incoming Data
Valid?
PCIe Gen2
UG482_c4_111_020413
No
Ye s
Ye s
No
RX is in Electrical Idle
Is EIOS
Detected?
Is RXELECIDLE
Detected?
PCIe Gen2 Entry
UG476_c4_113_080712
No
Ye s
No
Ye s
Send Feedback

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx 7 Series and is the answer not in the manual?

Xilinx 7 Series Specifications

General IconGeneral
Process Technology28nm
TransceiversUp to 96
I/O PinsUp to 1, 200
Transceiver Data RateUp to 28.05 Gbps
Power ConsumptionVaries by device
Operating TemperatureCommercial, Industrial
Package OptionsBGA, CSP
FamilyArtix-7, Kintex-7, Virtex-7
DSP Slices16 - 3600

Related product manuals