Agilent Technologies E4428C - Page 248

224 Chapter 7
Digital Signal Interface Module
Clock Timing
Figure 7-4 Clock Sample Timing for Parallel Port Configuration
1 Sample Period
Q sample
1 Clock Per Sample
1 Clock
Clock and sample rates are the same
I sample
Clock
4 bits per word
4 bits per word