EasyManua.ls Logo

ARM Cortex-R4 - Page 149

Default Icon
436 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
System Control
ARM DDI 0363G Copyright © 2006-2011 ARM Limited. All rights reserved. 4-79
ID073015 Non-Confidential
Table 4-57 shows the Build Options 2 Register bit assignments.
Table 4-57 Build Options 2 Register bit assignments
Bits Name Function
[31]
DUAL_CORE
a
Indicates whether a second, redundant, copy of the processor logic and
checking logic was instantiated:
0
= single core
1
= dual core.
[30]
DUAL_NCLK
a
Indicates whether an inverted clock is used for the redundant core:
0
= inverted clock not used
1
= inverted clock used.
[29] NO_ICACHE Indicates whether the processor contains instruction cache:
0
= processor contains instruction cache
1
= processor does not contain instruction cache.
[28] NO_DCACHE Indicates whether the processor contains data cache:
0
= processor contains data cache
1
= processor does not contain data cache.
[27:26] ATCM_ES Indicates whether an error scheme is implemented on the ATCM interface:
00
= no error scheme
01
= 8-bit parity logic
10
= 32-bit error detection and correction
11
= 64-bit error detection and correction.
[25:24] BTCM_ES Indicates whether an error scheme is implemented on the BTCM
interface(s):
00
= no error scheme
01
= 8-bit parity logic
10
= 32-bit error detection and correction
11
= 64-bit error detection and correction.
[23] NO_IE Indicates whether the processor supports big-endian instructions:
0
= processor supports big-endian instructions
1
= processor does not support big-endian instructions.
[22] NO_FPU Indicates whether the processor contains a floating point unit:
0
= processor contains a floating point unit
1
= processor does not contain a floating point unit.
[21] NO_MPU Indicates whether the processor contains a Memory Protection Unit (MPU):
0
= processor contains an MPU
1
= processor does not contain an MPU.
[20] MPU_REGIONS Indicates the number of regions in the included MPU:
0
= 8
1
= 12.
If the processor does not contain an MPU (bit [21] set to 0), this bit is set to 0.
[19:17] BREAK_POINTS Indicates the number of break points implemented in the processor, minus 1.
[16:14] WATCH_POINTS Indicates the number of watch points implemented in the processor, minus 1.

Table of Contents

Related product manuals