IPC@CHIP SC123/SC143
Hardware Manual V1.06 [18.02.2010]
©2000-2008 BECK IPC GmbH Page 49
8.3.3 Reset timing
Figure 8-2: Reset Timing
8.3.4 Delaying system bus timing with external ARDY
NOTE:
To comply with the described ARDY behaviour, the following minimum wait state settings have to be
performed:
24 MHz CPU clock: 2 wait states
96 MHz CPU clock: 4 wait states
CPUCLK is ignored while RSTIN# is driven low