EasyManuals Logo

Beck IPC SC123 User Manual

Beck IPC SC123
61 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #49 background imageLoading...
Page #49 background image
IPC@CHIP SC123/SC143
Hardware Manual V1.06 [18.02.2010]
©2000-2008 BECK IPC GmbH Page 49
8.3.3 Reset timing
Figure 8-2: Reset Timing
8.3.4 Delaying system bus timing with external ARDY
NOTE:
To comply with the described ARDY behaviour, the following minimum wait state settings have to be
performed:
24 MHz CPU clock: 2 wait states
96 MHz CPU clock: 4 wait states
RSTIN#
RSTOUT#
t
RILROL
t
RILPW
CPUCLK
t
RIHROH
t
CHROH
CPUCLK is ignored while RSTIN# is driven low
CPUCLK
UCSOUT#
PCSx#
ARDY
t
CSARS
t
CLARH
t
CLARH

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Beck IPC SC123 and is the answer not in the manual?

Beck IPC SC123 Specifications

General IconGeneral
BrandBeck
ModelIPC SC123
CategoryController
LanguageEnglish

Related product manuals