EasyManua.ls Logo

Espressif ESP32-S2 - Page 823

Espressif ESP32-S2
1695 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Chapter 2. API Reference
(continued from previous page)
DIS_USB_DOWNLOAD_MODE (BLOCK0) Disables use of USB in UART
,download boot mode = False R/W (0b0)
UART_PRINT_CONTROL (BLOCK0) Sets the default UART boot
,message output mode = Enabled R/W (0b00)
FLASH_TYPE (BLOCK0) Selects SPI flash type
, = 4 data lines R/W (0b0)
FORCE_SEND_RESUME (BLOCK0) Forces ROM code to send an SPI
,flash resume comman = False R/W (0b0)
d during SPI boot
BLOCK_USR_DATA (BLOCK3) User data
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
,00 00 00 00 00 00 00 00 R/W
Efuse fuses:
WR_DIS (BLOCK0) Disables programming of
,individual eFuses = 0 R/W (0x00000000)
RD_DIS (BLOCK0) Disables software reading from
,BLOCK4-10 = 0 R/W (0b0000000)
Identity fuses:
BLOCK0_VERSION (BLOCK0) BLOCK0 efuse version
, = 0 R/W (0b00)
SECURE_VERSION (BLOCK0) Secure version (used by ESP-IDF
,anti-rollback feat = 0 R/W (0x0000)
ure)
MAC (BLOCK1) Factory MAC Address
= 7c:df:a1:00:3a:6e: (OK) R/W
WAFER_VERSION (BLOCK1) WAFER version
, = A R/W (0b000)
PKG_VERSION (BLOCK1) Package version
= ESP32-S2, QFN 7x7 56 pins R/W (0x0)
BLOCK1_VERSION (BLOCK1) BLOCK1 efuse version
, = 0 R/W (0b000)
OPTIONAL_UNIQUE_ID (BLOCK2)(0 errors): Optional unique 128-bit ID
= 7d 33 b8 bb 0b 13 b3 c8 71 37 0e e8 7c ab d5 92 R/W
BLOCK2_VERSION (BLOCK2) Version of BLOCK2
, = With calibration R/W (0b001)
CUSTOM_MAC (BLOCK3) Custom MAC Address
= 00:00:00:00:00:00 (OK) R/W
Security fuses:
SOFT_DIS_JTAG (BLOCK0) Software disables JTAG. When
,software disabled, JT = False R/W (0b0)
AG can be activated temporarily
,by HMAC peripheral
HARD_DIS_JTAG (BLOCK0) Hardware disables JTAG
,permanently = False R/W (0b0)
DIS_DOWNLOAD_MANUAL_ENCRYPT (BLOCK0) Disables flash encryption when
,in download boot mo = False R/W (0b0)
des
SPI_BOOT_CRYPT_CNT (BLOCK0) Enables encryption and
,decryption, when an SPI boo = Disable R/W (0b000)
t mode is set. Enabled when 1 or
,3 bits are set,di
sabled otherwise
SECURE_BOOT_KEY_REVOKE0 (BLOCK0) If set, revokes use of secure
,boot key digest 0 = False R/W (0b0)
SECURE_BOOT_KEY_REVOKE1 (BLOCK0) If set, revokes use of secure
,boot key digest 1 = False R/W (0b0)
SECURE_BOOT_KEY_REVOKE2 (BLOCK0) If set, revokes use of secure
,boot key digest 2 = False R/W (0b0)
(continues on next page)
Espressif Systems 812
Submit Document Feedback
Release v4.4

Table of Contents