Need help?Do you have a question about the IBM PPC750FX and is the answer not in the manual?
General| Brand | IBM |
|---|---|
| Model | PPC750FX |
| Category | Motherboard |
| Language | English |
Identifies the target audience for the PPC750FX Evaluation Board manual.
Guides users on navigating and understanding the structure of the manual.
Details the architectural features and capabilities of the PPC750FX processor.
Summarizes the key hardware components and functionalities of the PPC750FX evaluation board.
Details the use of the PPC750FX processor on the evaluation board.
Explains the clock distribution and generation system on the PPC750FX board.
Describes how the PPC750FX generates its internal clock frequencies.
Details the Marvell MV64360 system controller and its role on the board.
Explains the DDR SDRAM configuration and its interface on the board.
Describes the evaluation board's compatibility with PCI slots and its function as a PCI card.
Details the two 100BASE-TX Ethernet ports and their physical layer implementation.
Describes the 8-bit and 32-bit Flash memory configurations and boot options.
Explains the non-volatile RAM (FRAM) used for persistent storage.
Details the on-board and integrated SRAM memory available on the board.
Describes the two 16550 compatible UARTs and their RJ11/12 connectors.
Explains how to connect logic analyzers to the system controller bus.
Details the power sources and voltage requirements for the evaluation board components.
Specifies the physical dimensions and interface standard of the evaluation board.
Describes the bit-level configuration of CPLD registers for board control.
Details the characteristics of the DDR SDRAM used on the board.
Defines parameters for configuring device controller banks in the system controller.
Describes various methods for resetting the PPC750FX evaluation board.
Details the interrupt controller and external interrupt inputs to the PPC750FX.
Describes the function of the board reset pushbutton.
Explains how to use the pushbutton to power the external ATX supply.
Details the DIP switch settings for configuring the first CPU's PLL.
Details the DIP switch settings for configuring the second CPU's PLL.
Explains DIP switch settings for initializing the system controller.
Explains how to monitor power drain and test with external supplies.
Details the board's cooling fan and its monitoring mechanism.
Explains the jumper for making 32-bit Flash memory read-only.
Describes the jumper to disable fan monitoring.
Details the jumper for configuring PCI interrupt outputs.
Describes the ATX power connector for external board power.
Details the connector for the JTAG debugger interface.
Explains the RJ45 connectors for the two Ethernet ports.
Describes the standard PCI connector for board integration.
Details the RJ11/12 connectors for serial communication.
Explains access points for board circuit testing and debugging.
Describes software functions for CPLD register access.
Presents graphical and code representations of the CPLD's internal logic.
Provides timing data for CPLD signals based on simulation.
Explains how to use coordinate grids to locate components on the board.
Lists recommended hardware monitoring tools, not shipped with the board.
Lists components included in the board package, like jumpers.
Provides a complete list of all components for board manufacturing.
To Next Page