EasyManua.ls Logo

Intel Altera Agilex 7 - Page 56

Intel Altera Agilex 7
69 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
QSFPDD
Agilex 7 FPGA I-Series Transceiver Development Kit supports 4x QSFPDD ports. The
QSFPDD port fans out from the Agilex 7 I-Series FPGA F-Tile (FGT). All 8 channels per
QSFPDD can run up to 25 Gbps NRZ and 50 Gbps PAM4.
Table 13. QSFPDD Connector -0 (12B/J27)
Schematic Signal Names Description
QSFPDD0_MODPRS_L
Module present
QSFPDD0_RESET_L
Module reset
QSFPDD0_MODSEL_L
Mode select
QSFPDD0_LPMODE
Initial mode
QSFPDD0_INT_L
Interrupt
I2C_QSFP_1_SCL
I
2
C clock
I2C_QSFP_1_SDA
I
2
C data
QSFPDD0_TX_[0:7]_DP/DN
Transceiver TX
QSFPDD0_RX_[0:7]_DP/DN
Transceiver RX
Table 14. QSFPDD Connector 1 (12C/J48)
Schematic Signal Names Description
QSFPDD1_MODPRS_L
Module present
QSFPDD1_RESET_L
Module reset
QSFPDD1_MODSEL_L
Mode select
QSFPDD1_LPMODE
Initial mode
QSFPDD1_INT_L
Interrupt
I2C_QSFP_3_SCL
I
2
C clock
I2C_QSFP_3_SDA
I
2
C data
QSFPDD1_TX_[0:7]_DP/DN
Transceiver TX
QSFPDD1_TX_[0:7]_DP/DN
Transceiver RX
Table 15. QSFPDD Connector -2 (13A/J69)
Schematic Signal Names Description
QSFPDD2_MODPRS_L
Module present
QSFPDD2_RESET_L
Module reset
QSFPDD2_MODSEL_L
Mode select
QSFPDD2_LPMODE
Initial mode
QSFPDD2_INT_L
Interrupt
I2C_QSFP_2_SCL
I
2
C clock
continued...
A. Development Kit Components
776646 | 2024.11.21
Agilex
7 FPGA I-Series Transceiver (6 × F-Tile) Development Kit User Guide
Send Feedback
56

Table of Contents

Related product manuals