EasyManuals Logo
Home>Renesas>Control Unit>R8C/20

Renesas R8C/20 User Manual

Renesas R8C/20
501 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #256 background imageLoading...
Page #256 background image
R8C/20 Group, R8C/21 Group 14. Timers
Rev.2.00 Aug 27, 2008 Page 240 of 458
REJ09B0250-0200
Figure 14.100 Registers TRDMR and TRDFCR in PWM3 Mode
Timer RD Mode Register
Symbol Address After Reset
TRDMR
0138h 00001110b
Bit Symbol Bit Name Function RW
b3 b2
BFD0
b1 b0
SYNC
b7 b6 b5 b4
RW
—
(b3 - b1)
—
Timer RD synchronous bit This bit is disabled in PWM3 mode.
Nothing is assigned. If necessary, set to 0.
When read, the content is 1.
RW
TRDGRD0 register function
selection bit
0 : General register
1 : Buffer register of TRDGRB0 register
TRDGRC1 register function
selection bit
0 : General register
1 : Buffer register of TRDGRA1 register
RW
TRDGRC0 register function
selection bit
0 : General register
1 : Buffer register of TRDGRA0 register
BFC0 RW
RW
BFC1
BFD1
TRDGRD1 register function
selection bit
0 : General register
1 : Buffer register of TRDGRB1 register
Timer RD Function Control Register
Symbol Address After Reset
TRDFCR
013Ah 10000000b
Bit Symbol Bit Name Function RW
NOTES:
1.
2.
STCLK
External clock input selection bit Set this bit to 0 (external clock input
disabled) in PWM3 mode.
RW
RW
PWM3 RW
ADTRG
ADEG
A/D trigger edge selection bit
(enabled in complementary PWM mode)
This bit is disabled in PWM3 mode.
RW
PWM3 mode selection bit
(2)
Set this bit to 0 (PWM3 mode) in PWM3
mode.
Normal-phase output level selection bit
(enabled in reset synchronous PWM
mode or complementary PWM mode)
This bit is disabled in PWM3 mode.
Set bits CMD1 to CMD0 w hen both the TSTART0 and TSTART1 bits in the TRDSTR register are set to 0 (count stops).
OLS0 RW
RW
Counter-phase output level selection bit
(enabled in reset synchronous PWM
mode or complementary PWM mode)
This bit is disabled in PWM3 mode.
A/D trigger enable bit
(enabled in complementary PWM mode)
This bit is disabled in PWM3 mode.
RW
CMD1 RW
Combination mode selection bit
(1)
Set to 00b (timer mode, PWM mode, or
PWM3 mode) in PWM3 mode.
CMD0
b7 b6 b5 b4
00
When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is
enabled.
b3 b2
OLS1
b1 b0
00

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Renesas R8C/20 and is the answer not in the manual?

Renesas R8C/20 Specifications

General IconGeneral
BrandRenesas
ModelR8C/20
CategoryControl Unit
LanguageEnglish

Related product manuals