www.ti.com
I/O Registers
P2SEL (0xF5) – Port 2 Function Select and Port 1 Peripheral Priority Control
Bit Name Reset R/W Description
7 – 0 R0 Reserved
6
PRI3P1
0 R/W Port 1 peripheral priority control. This bit determines which module has priority in the case when
modules are assigned to the same pins.
0: USART 0 has priority.
1: USART 1 has priority.
5
PRI2P1
0 R/W
Port 1 peripheral priority control. This bit determines the order of priority in the case when PERCFG
assigns USART 1 and Timer 3 to the same pins.
0: USART 1 has priority.
1: Timer 3 has priority.
4
PRI1P1
0 R/W
Port 1 peripheral priority control. This bit determines the order of priority in the case when PERCFG
assigns Timer 1 and Timer 4 to the same pins.
0: Timer 1 has priority.
1: Timer 4 has priority.
3
PRI0P1
0 R/W
Port 1 peripheral priority control. This bit determines the order of priority in the case when PERCFG
assigns USART 0 and Timer 1 to the same pins.
0: USART 0 has priority.
1: Timer 1 has priority.
2
SELP2_4
0 R/W P2.4 function select
0: General-purpose I/O
1: Peripheral function
1
SELP2_3
0 R/W P2.3 function select
0: General-purpose I/O
1: Peripheral function
0
SELP2_0
0 R/W P2.0 function select
0: General-purpose I/O
1: Peripheral function
P0DIR (0xFD) – Port 0 Direction
Bit Name Reset R/W Description
7:0
DIRP0_[7:0]
0x00 R/W P0.7 to P0.0 I/O direction
0: Input
1: Output
P1DIR (0xFE) – Port 1 Direction
Bit Name Reset R/W Description
7:0
DIRP1_[7:0]
0x00 R/W P1.7 to P1.0 I/O direction
0: Input
1: Output
89
SWRU191C–April 2009–Revised January 2012 I/O Ports
Submit Documentation Feedback
Copyright © 2009–2012, Texas Instruments Incorporated
To Next Page
Loading...
