Toradex Verdin - Verdin Module Signal Definitions; Verdin Top Side Signal Definitions (JTAG, PWM, DSI, HDMI)

Verdin Carrier Board Design Guide
Preliminary – Subject to Change
Toradex AG l Ebenaustrasse 10 l 6048 Horw l Switzerland l +41 41 500 48 00 l www.toradex.com l info@toradex.com
Page | 99
5 Appendix A – Module Top Side Signal Definition
Pin Number
Signal Group
Signal Name
Signal Type
Feature Group
1
JTAG
JTAG_1_TDI
Input (VREF level)
"Reserved"
3
JTAG_1_TRST#
Input (VREF level)
"Reserved"
5
JTAG_1_TDO
Output (VREF level)
"Reserved"
7
JTAG_1_VREF
Reference Output
"Reserved"
9
JTAG_1_TCK
Input (VREF level)
"Reserved"
11
GND
13
JTAG_1_TMS
Input (VREF level)
"Reserved"
15
PWM
PWM_1
Output 1.8V
"Always Compatible"
17
DSI
GPIO_9_DSI
Bidirectional 1.8V
"Reserved"
19
PWM_3_DSI
Output 1.8V
"Reserved"
21
GPIO_10_DSI
Bidirectional 1.8V
"Reserved"
23
DSI_1_D3_N
Differential Pair Output
"Reserved"
25
DSI_1_D3_P
Differential Pair Output
"Reserved"
27
GND
29
DSI_1_D2_N
Differential Pair Output
"Reserved"
31
DSI_1_D2_P
Differential Pair Output
"Reserved"
33
GND
35
DSI_1_CLK_N
Differential Pair Output
"Reserved"
37
DSI_1_CLK_P
Differential Pair Output
"Reserved"
39
GND
41
DSI_1_D1_N
Differential Pair Output
"Reserved"
43
DSI_1_D1_P
Differential Pair Output
"Reserved"
45
GND
47
DSI_1_D0_N
Differential Pair Bidirectional
"Reserved"
49
DSI_1_D0_P
Differential Pair Bidirectional
"Reserved"
51
GND
53
I2C_2_DSI_SDA
Open Drain 1.8V
"Reserved"
55
I2C_2_DSI_SCL
Open Drain 1.8V
"Reserved"
57
HDMI
I2C_3_HDMI_SDA
Open Drain 1.8V
"Reserved"
59
I2C_3_HDMI_SCL
Open Drain 1.8V
"Reserved"
61
HDMI_1_HPD
Input 1.8V
"Reserved"
63
HDMI_1_CEC
Bidirectional 1.8V
"Reserved"
65
GND
67
HDMI_1_TXC_N
Differential Pair Output
"Reserved"
69
HDMI_1_TXC_P
Differential Pair Output
"Reserved"
71
GND
73
HDMI_1_TXD0_N
Differential Pair Output
"Reserved"
75
HDMI_1_TXD0_P
Differential Pair Output
"Reserved"
77
GND
79
HDMI_1_TXD1_N
Differential Pair Output
"Reserved"
81
HDMI_1_TXD1_P
Differential Pair Output
"Reserved"