EasyManuals Logo

Xilinx 7 Series User Manual

Xilinx 7 Series
306 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #52 background imageLoading...
Page #52 background image
52 www.xilinx.com 7 Series FPGAs GTP Transceivers User Guide
UG482 (v1.9) December 19, 2016
Chapter 2: Shared Features
RXPMARESET_TIME 5-bit Binary Reserved. Represents the time duration to apply the
RX PMA reset. The recommended value from the
7 Series FPGAs Transceivers Wizard should be
used. Must be a non-zero value when using
GTRXRESET or RXPMARESET to initiate reset
process.
RXCDRPHRESET_TIME 5-bit Binary Reserved. Represents the time duration to apply RX
CDR Phase reset. Must be a non-zero value when
using RXCDRRESET to initialize the reset process.
RXCDRFREQRESET_TIME 5-bit Binary Reserved. Represents the time duration to apply the
RX CDRFREQ reset. The recommended value
from the 7 Series FPGAs Transceivers Wizard
should be used. Must be a non-zero value when
using RXCDRFREQRESET to initiate the reset
process.
RXLPMRESET_TIME 7-bit Binary Reserved. Represents the time duration to apply the
RX LPM reset. The recommended value from the
7 Series FPGAs Transceivers Wizard should be
used. Must be a non-zero value when using
RXLPMRESET to initiate the reset process.
RXISCANRESET_TIME 5-bit Binary Reserved. Represents the time duration to apply the
RX EYESCAN reset. The recommended value
from the 7 Series FPGAs Transceivers Wizard
should be used. Must be a non-zero value when
using EYESCANRESET_TIME to initiate the reset
process.
RXPCSRESET_TIME 5-bit Binary Reserved. Represents the time duration to apply the
RX PCS reset. The recommended value from the
7 Series FPGAs Transceivers Wizard should be
used. Must be a non-zero value when using
RXPCSRESET to initiate the reset process.
RXBUFRESET_TIME 5-bit Binary Reserved. Represents the time duration to apply the
RX BUFFER reset. The recommended value from
the 7 Series FPGAs Transceivers Wizard should be
used. Must be a non-zero value when using
RXBUFRESET to initiate the reset process.
Table 2-19: RX Initialization and Reset Attributes (Cont’d)
Attribute Type Description
Send Feedback

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx 7 Series and is the answer not in the manual?

Xilinx 7 Series Specifications

General IconGeneral
Process Technology28nm
TransceiversUp to 96
I/O PinsUp to 1, 200
Transceiver Data RateUp to 28.05 Gbps
Power ConsumptionVaries by device
Operating TemperatureCommercial, Industrial
Package OptionsBGA, CSP
FamilyArtix-7, Kintex-7, Virtex-7
DSP Slices16 - 3600

Related product manuals